8051 Microcontroller Architecture and Flip-Flop Types
SR Flip-Flop (Set-Reset Flip-Flop)
The SR flip-flop is one of the simplest sequential circuits and serves as a fundamental building block for more complex flip-flops. It is a 1-bit memory device with two inputs: Set (S) and Reset (R). It has two outputs, Q and its complement Q̅ (Q with overline).
Logic Diagram and Working
An SR flip-flop can be constructed using two cross-coupled NAND gates (or NOR gates). Below is the working principle for the NAND-gate implementation:
Set Condition (S = 0, R = 1):
When S = 0, the output of the top NAND gate (Q) is forced to 1 (since NAND is the inverse of AND).
This Q = 1 is fed into the bottom NAND gate with R = 1; the bottom gate's inputs become 1 and 1, so its output (Q̅) becomes 0.
The circuit is now in the
English with a size of 288.82 KB