Digital Electronics: DACs, ADCs, Memory, and Logic Fundamentals

This document provides a detailed, exam-ready note sheet covering essential topics in digital electronics, including key points, formulas, comparisons, and revision tips. The content is structured for quick and effective study.

R-2R Digital-to-Analog Converter (DAC)

Definition:
A digital-to-analog converter that converts a binary input to an analog voltage using only R and 2R resistors. This design is common in ICs due to its simplicity and accuracy.

Operation:

• Each bit controls a switch connecting to Vref (1) or GND (0).
• The ladder network ensures each bit contributes a weighted current.
• Output voltage formula:

V_{out} = V_{ref} \times \frac{D}{2^n} \quad (D = \text{decimal equivalent of input})

Advantages:

• Only two resistor values, simplifying IC fabrication.
• High linearity and accuracy.
• Less sensitive to resistor mismatch.
• Easy scaling for multiple bits.

Applications: Audio DACs, microcontrollers, signal generators.

Tips:

• The MSB contributes half of Vref; the LSB contributes (V_{ref}/2^n).
• Accuracy depends critically on resistor precision.

Dual Slope Analog-to-Digital Converter (ADC)

Definition:
Converts analog voltage to digital by integrating Vin for a fixed period, then de-integrating using a reference voltage.

Operation:

1. Integration phase: Vin is applied to the integrator, causing the output to ramp linearly over a fixed time (T1).
2. De-integration phase: A reference voltage of opposite polarity is applied, causing the output to return to zero.
3. Counting phase: A counter measures the time during de-integration, which is proportional to Vin.

Key Equation:

V_{in} = \frac{T_{deint}}{T_{int}} \times V_{ref}

Advantages:

• High accuracy (10–12 bits typical).
• Excellent noise rejection, ideal for AC line noise.
• Less sensitive to resistor/capacitor tolerance.

Disadvantages:

• Slow, making it unsuitable for high-speed applications.

Applications: Digital voltmeters, precision measurement instruments.

Tips:

• Increasing integration time improves noise rejection.
• Best suited for low-frequency signals.

Successive Approximation Register (SAR) ADC

Definition:
An analog-to-digital converter using a binary search algorithm. It is efficient for medium-speed and moderate-resolution applications.

Operation:

1. The SAR register sets the MSB = 1.
2. A DAC converts the SAR output to an analog voltage.
3. A comparator compares the DAC output with Vin.
4. The bit is retained or cleared based on the comparison result.
5. The process repeats for all bits (MSB down to LSB).

Advantages:

• Faster than counter ADCs.
• Moderate complexity.
• Good accuracy (8–16 bits typical).

Disadvantages:

• Conversion speed is limited by the DAC speed.
• Not ideal for very high-speed applications.

Applications: Data acquisition systems, microcontrollers.

Tips:

• Conversion time is approximately n \times t_{comp} (where n is the number of bits and t_{comp} is the comparator delay).
• Resolution improves with higher DAC precision.

Flash ADC: High-Speed Conversion

Definition:
The fastest ADC type, achieving instant conversion using 2ⁿ−1 comparators and a priority encoder.

Operation:

• Vin is compared simultaneously with multiple reference voltages, generating a thermometer code.
• A priority encoder converts the thermometer code into a binary output.

Advantages:

• Single-clock conversion results in extremely fast operation.
• Ideal for high-speed applications (GHz range possible).

Disadvantages:

• Very high power consumption.
• Expensive and complex for high-resolution (>8 bits).

Applications: Radar, oscilloscopes, high-speed data acquisition.

Tips:

• For an n-bit ADC, 2ⁿ−1 comparators are required.
• Performance is limited by comparator matching and layout constraints.

TTL vs. CMOS Logic Families Comparison

Key Points:

• TTL uses BJTs, resulting in higher current draw and moderate speed.
• CMOS uses MOSFETs, offering very low static power consumption and high speed.
• CMOS is widely used in modern ICs due to its low power requirements and high noise immunity.

Applications: TTL is used in legacy digital circuits; CMOS is used in modern ICs and microcontrollers.

Tips:

• TTL output levels are typically high = 2.4–5 V, low = 0–0.8 V.
• CMOS output levels are closer to the supply rails, providing a better noise margin.

TTL NAND Gate and Totem-Pole Output

Definition:
The TTL NAND gate uses a totem-pole output configuration with an active pull-up transistor, which significantly reduces the LOW-to-HIGH rise time.

Advantages:

• Faster switching, leading to lower propagation delay.
• Higher fan-out capability.
• Less power dissipation during transitions.

Tips:

• The totem-pole output avoids the long RC charging time associated with passive pull-ups.
• This configuration is widely used in TTL logic families (e.g., the 7400 series).

SRAM vs. DRAM Memory Technologies

Key Points:

• SRAM is stable, fast, and requires no refresh, making it ideal for cache memory.
• DRAM is dense and cheap but requires periodic refresh due to capacitor leakage, making it suitable for main memory.
• DRAM refresh time is typically around 64 ms.

Tips:

• SRAM uses more transistors per cell, resulting in lower density.
• DRAM's need for periodic refresh requires added circuitry and complexity.

Read-Only Memory (ROM) Types and Features

Key Points:

• Flexibility increases across the types: ROM < PROM < EPROM < EEPROM.
• EEPROM is widely used in BIOS, microcontrollers, and non-volatile memory applications.

Tips:

• EPROM erasure using UV light typically takes 20–30 minutes.
• EEPROM allows for electrical erasure and programming, enabling selective byte-wise programming.

PLA vs. PAL Programmable Logic Devices

Key Points:

• PLA is fully programmable, allowing implementation of highly complex logic functions.
• PAL is partially programmable (fixed OR plane), resulting in faster operation and simpler design.
• Both are used in combinational logic circuits and custom ICs.

Tips:

• PLA is better suited for implementing multiple functions with fewer ICs.
• PAL is preferred for speed-critical, medium complexity designs.

Essential Digital Logic Terminology

Key Points:

• High fan-out requires a stronger output driver circuit.
• Propagation delay limits the maximum operating frequency of the circuit.
• Noise margin ensures reliability, especially in noisy environments.

Tips:

• Fan-in and fan-out are crucial considerations for circuit design and cascading logic elements.
• Minimize propagation delay in high-speed circuits.
• Ensure proper logic levels are maintained for optimal noise immunity.

✅ This version is detailed, precise, and exam-focused, featuring formulas, comparisons, applications, and tips. It serves as a comprehensive revision resource.

A super-condensed 1-page revision sheet with all key tables, formulas, and tips could also be created for last-minute study.